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Abstract—A review of recent results concerning the low fre-
quency noise in modern CMOS devices is given. The ap-
proaches such as the carrier number and the Hooge mobility
fluctuations used for the analysis of the noise sources are pre-
sented and illustrated through experimental data obtained on
advanced CMOS SOI and Si bulk generations. Furthermore,
the impact on the electrical noise of the shrinking of CMOS
devices in the deep submicron range is also shown. The main
physical characteristics of random telegraph signals (RTS) ob-
served in small area MOS transistors are reviewed. Experi-
mental results obtained on 0.35–0.12 µ m CMOS technologies
are used to predict the trends for the noise in future CMOS
technologies, e.g., 0.1 µ m and beyond. For SOI MOSFETS,
the main types of layout will be considered, that is floating
body, DTMOS, and body-contact. Particular attention will be
paid to the floating body effect that induces a kink-related ex-
cess noise, which superimposes a Lorentzian spectrum on the
flicker noise.
Keywords—CMOS, SOI, low frequency noise, fluctuations,
kink-related excess noise, DTMOS.
1. Introduction
The low frequency (LF) noise and fluctuations in metal-
oxide-semiconductor (MOS) devices have been the sub-
ject of intensive research during the past years. The
LF noise is becoming a major concern for scaled-down
devices, since the 1/f noise increases as the reciprocal of
the device area [1–38]. Excessive low frequency noise and
fluctuations could lead to serious limitation of the func-
tionality of the analog and digital circuits. The 1/ f noise
is also of paramount importance in RF circuit applica-
tions where it gives rise to phase noise in oscillators or
multiplexers [33]. The development of submicron CMOS
technologies has led to the onset of new type of noise,
i.e., random telegraph signals (RTS’s) [8–10, 15], yielding
large current fluctuations, which can jeopardize the circuit
functionality. In addition, thanks to their structure, the SOI
technologies present several intrinsic properties for analog
and RF applications. For instance, as it is well established
now, these interesting devices allow the reduction of the
power consumption at a given operating frequency.
Moreover, the high insulating properties of SOI substrates,
in particular with the use of high resistivity material, leads
to high performance mixed-signal circuits [34–36]. How-
ever, in order to use this kind of devices in such appli-
cations, low frequency noise, which can directly impact
RF or analog integrated circuits, needs to be thoroughly
evaluated. Following the specifications of the ITRS road-
map, the 1/ f noise amplitude is predicted to decrease
in modern technologies. But, the maximum signal is
also lowered with decreasing operation voltage leading to
a deterioration of the signal to noise ratio. Therefore, ac-
curate characterization of the noise behavior has to be es-
tablished.
The aim of this paper is first to present recent issues about
the low frequency and RTS noise in CMOS devices. The
approaches such as the carrier number and the Hooge mo-
bility fluctuations used for the analysis of noise sources will
be presented and illustrated through experimental data ob-
tained on advanced CMOS SOI and Si bulk generations.
The application of low frequency noise measurements
as a characterization tool for large area MOS devices will
also be discussed. Besides, the main physical parameters
characterizing the RTS’s in small area MOS transistors
will be briefly reviewed. Experimental data obtained on
0.35–0.12 µm CMOS technologies will be used to predict
the trends for the noise in the future CMOS technologies,
e.g., 0.1 µm and beyond.
2. Low frequency noise
in large area devices
2.1. Carrier number fluctuations and correlated mobility
fluctuations
In the classical carrier number fluctuation approach, the
fluctuations in the drain current stem from the fluctua-
tions of the inversion charge nearby the Si-SiO2 inter-
face, arising from the variations of the interfacial oxide
charge after dynamic trapping/detrapping of free carriers
into slow oxide border traps. These interface charge fluc-
tuations δQit can be equivalently equated to a flat band
voltage variation δV f b = −δQit/(WLCox). Moreover, in
a more detailed analysis one should also take into ac-
count the supplementary mobility change δ µe f f due to the
modulation of the scattering rate induced by the interface
charge fluctuations. The drain current fluctuations therefore
read [16, 22]:
δ Id =−gm δ V f b−α Id µe f f δ Qit , (1)
where gm is the transconductance, µe f f is the effective mo-
bility, α is the Coulomb scattering coefficient (≈ 104 Vs/C
for electrons and 105 Vs/C for holes).
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This leads to a normalized drain current and input gate
voltage noise SV g = SId /g2m for strong inversion:
SId /I
2
d = (1+α µe f f Cox Id/gm)2
(
gm
Id
)2
SV f b (2a)
and
SVg = SV f b
[
1+α µ0 Cox(Vg−Vt)
]2
, (2b)
where µ0 is the low field mobility, Cox is the gate oxide ca-
pacitance, Vt is the threshold voltage, SV f b = SQit /(WLC2ox)
with SQit (C2/Hz/cm2) being the interface charge spectral
density per unit area, W the device width and L the device
length.
The spectral density of the oxide interface charge depends
essentially on the physical trapping mechanisms into the
oxide. For a tunneling process, the trapping probability
decreases exponentially with oxide depth x, so that the flat
band voltage spectral density takes the form [2, 3]:
SV f b =
q2kT λ Nt
WLC2ox f γ
, (3)
where f is the frequency, γ is a characteristic exponent
close to 1, λ is the tunnel attenuation distance (≈ 0.1 nm),
kT is the thermal energy and Nt is the volumetric oxide
trap density (eV−1 cm−3).
For a thermally activated trapping process [7], the trapping
probability decreases exponentially with the cross section
activation energy Ea, so that the flat band voltage spectral
density reads [11]:
SV f b =
q2k2T 2Nit
WLC2ox f γ ∆Ea
, (4)
where ∆Ea is the amplitude of the activation energy dis-
persion and Nit is the oxide trap surface state density
(eV−1 cm−2). In both trapping mechanisms, the 1/ f na-
ture of the spectrum stems from the uniform distribution in
log scale of the involved time constants [5].
It should be mentioned that Eqs. (2a,b) also applies to the
nonlinear regime of MOSFET operation [23]. Indeed, the
drain voltage dependence of SId /I2d is naturally accounted
for by that of the transconductance to drain current ratio
squared (gm/Id)2. This can been checked experimentally by
comparing the respective variations of SId /I2d and (gm/Id)2
with drain voltage Vd .
2.2. Hooge mobility fluctuations
In the Hooge model [4], the drain current noise results from
the fluctuations of the carrier mobility through the varia-
tions in the scattering cross section entering the collision
probability likely due to phonon number fluctuations [6].
This leads to a flicker noise with the amplitude inversely
proportional to the total number of carriers in the device.
The normalized drain current noise and input gate volt-
age noise in ohmic operation can then be written in the
form [17, 22]:
SId
I2d
=
qαh
WLQi f (5)
and
SVg =
qαh
WL f Cox (Vg−Vt)
[
1+θ(Vg−Vt)
]2
, (6)
where Qi is the inversion charge, αh is the Hooge parameter
(≈ 10−4−10−6), and θ is the mobility attenuation coeffi-
cient.
Similarly, in the case of the nonlinear region of MOSFET
operation, the inversion layer is no longer uniform along the
channel and the normalized drain current can be expressed
as [17]:
SId
I2d
=
qαh
fWL2
L∫
0
dy
Qi(y) =
qαh
fWL2
Vd∫
0
W µef f
Id
dφc
=
qαh < µef f > Vd
f L2Id , (7)
where < µef f > is the average mobility along the channel.
Indeed, in the ohmic region, Eq. (7) reduces to Eq. (5).
Therefore, in all the cases (ohmic and nonlinear regions),
the normalized drain current noise due to Hooge mobility
fluctuations varies as the reciprocal drain current.
2.3. Impact of series resistance
The impact of series resistance on the low frequency noise
can simply be obtained by adding to the channel current
noise the contribution of the excess noise arising from the
access region. For instance, in the linear region, the total
drain current noise becomes [26]:
SId
I2d
=
(
SId
I2d
)
channel
+
(
Id
Vd
)2
SRsd , (8)
where SRsd is the spectral density of source-drain series
resistance.
For the carrier number fluctuations, one gets:
SId
I2d
=
(
1+α µe f f Cox Id/gm
)2 (gm
Id
)2
SV f b +
(
Id
Vd
)2
SRsd .
(9)
2.4. Diagnosis of the low frequency noise sources
2.4.1. Measurements in the linear regime
A generic procedure for the diagnosis of the excess LF no-
ise sources in a MOS transistor can be drawn from the
above analyses [22]. The normalized drain current noise
versus drain current characteristics in a log-log scale can
first be inspected for comparison with Eqs. (2) and (7).
If the normalized drain current spectral density varies with
the drain current as the transconductance to drain current
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Fig. 1. Variation of the normalized drain-current noise versus
drain current for (a) n-channel and (b) p-channel 0.18 µm CMOS
devices.
ratio squared, one can likely conclude that carrier number
fluctuations dominate. Furthermore, if the associated in-
put gate voltage noise shows a parabolic dependence on
the gate voltage at strong inversion, the correlated mobility
fluctuations might be involved (α  1 in Eq. (2)).
Hooge mobility fluctuations can also be diagnosed using
the SId /I2d (Id) plot in a log-log scale. If the normalized
current noise varies as the reciprocal of the drain current
from weak to strong inversion, it can be concluded that
Hooge mobility fluctuations dominate.
Moreover, if the normalized drain current noise increases
at high drain current, this is indicative of an enhanced LF
noise contribution of the access resistance (see Eq. (8)).
Figure 1 gives typical examples of SId /I2d (Id) characteris-
tics for 0.18 µm CMOS Si bulk devices. They illustrate
Fig. 2. Normalized drain-current power spectral density SId /I
2
d
at Vd = 50 mV as a function of drain current at different chan-
nel lengths for (a) NMOS FB partially-depleted; (b) NMOS fully
depleted and (c) PMOS FB partially-depleted SOI devices. Full
lines: SVg ∗ (gm/Id)
2.
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a very good correlation between the normalized drain cur-
rent noise and the transconductance to drain current ratio
squared from weak to strong inversion. Therefore, in this
case, it can be inferred that carrier number fluctuations are
the main LF noise source. This behavior is representative
of modern n- and p-channel devices (L < 0.35 µm), where
both device types operate in surface mode due to the dual
poly gate material. In contrast, for 0.35 µm technology,
it was found that p-type transistors obey Hooge mobility
model due to the buried architecture of the channel with
n+ Si poly gate [29]. Therefore, in general, for surface
mode operated MOSFETs, the LF noise is found to re-
sult from carrier number fluctuations whereas, for volume
mode operated devices, Hooge mobility fluctuations should
contribute more.
Figure 2 shows the normalized drain current power spec-
tral density SId /I2d in the ohmic regime (Vd = 50 mV),
plotted as a function of the drain current for n-channel
partially-depleted (PD) SOI MOSFETs (Fig. 2a) and for
n-channel fully-depleted (FD) SOI MOSFETs (Fig. 2b) for
two channel lengths: L = 0.25 and 0.12 µm. In this plot,
the straight line represents the front gate power spectral den-
sity SVg multiplied by the ratio (gm/Id)2, where gm stands
for the gate transconductance. A good correlation is ob-
tained between these two quantities, confirming the re-
sults predicted by the McWhorter model, which associates
the 1/ f noise with the carrier number fluctuations. More-
over, some difference in strong inversion can be observed
(p-channel, Fig. 2c), which is attributed to the correlated
mobility fluctuations.
2.4.2. Measurements in the saturation mode
Low frequency noise characterization of SOI devices also
needs to be carried out in the saturation mode, where bias
Fig. 3. Drain-current power spectral density, normalized to the
width W as a function of drain voltage, at f = 10 Hz for FB-PD
devices with two channel lengths (L = 0.25 and 0.12 µm) and for
BC devices with L = 0.25 µm.
conditions give birth to the kink-related excess noise ob-
served in SOI devices. The drain current spectral den-
sity SId , normalized to the width, is plotted (Fig. 3) versus
the applied drain voltage Vd for 0.12 µm floating body (FB)
PD SOI and for L = 0.25 µm with FB-PD and body-
contacted (BC) technologies.
Fig. 4. (a) Drain current power spectral density versus frequency
for 0.25 µm FB and BC partially-depleted devices, at different
drain voltages and (b) drain bias dependence of the plateau noise
level and the corner frequency for 0.25 µm PD device with a float-
ing body.
A substantial kink effect is clearly observed in the case of
FB-PD devices, and a low frequency excess noise occurs
for a drain bias corresponding to the kink effect in static
measurements. This noise peak shifts with the frequency,
towards higher Vd . However, the kink effect disappears
when the SOI film is connected to the ground. The float-
ing body effect induces a kink-related excess noise, which
superimposes a Lorentzian spectrum on the flicker noise,
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characterized by a corner frequency, fc, and a plateau noise
level, SId (0).
Several mechanisms have been proposed to explain this ex-
cess noise, such as trap-assisted generation-recombination
noise [37] or shot noise amplified by floating body ef-
fect [38]. This behavior is clearly shown in Fig. 4a for
a 0.25 µm PD device at different values of Vd . It is impor-
tant to note that the corner frequency and the plateau noise
level of the Lorentzian spectrum depend both on the drain
bias (Fig. 4b).
For PD devices, fc increases and the noise level of the
plateau of the Lorentzian spectrum decreases continuously
as the drain bias is enhanced. This is due to a close corre-
lation between the substrate current, IB, and the kink phe-
nomenon. The noise plateau level is reversely proportional
to IB and the corner frequency is proportional to the sub-
strate current. Moreover, a relevant point here is the differ-
ence between the kink noise overshoot for 0.25 and 0.12 µm
PD technologies. The magnitude for L = 0.12 µm is only
one decade high, contrary to the 0.25 µm SOI CMOS
technology for which two orders of magnitude were ob-
tained.
3. Random telegraph signals in small
area MOS devices
The observation of RTS’s in small area MOS transistors
is commonly attributed to individual carrier trapping at the
silicon-oxide interface [8–10, 14, 15, 18]. The drain current
RTS fluctuations can be interpreted as conductance mod-
ulation originating from carrier number and/or subsequent
mobility fluctuations.
Figure 5 displays a typical time domain waveform of the
drain current illustrating the three main RTS parameters. As
the transition times from low to high level (and vice versa)
are Poisson distributed random variables, the RTS parame-
ters have to be measured using statistical analysis [12, 21].
The histogram of the drain current amplitudes, which is no
longer Gaussian, provides the average drain current RTS
amplitude ∆Id . The average values of the high and low
level time constants represent, for an acceptor like trap, the
capture time τc and the emission time τe, respectively.
The drain current spectrum of a random telegraph signal
has a Lorentzian shape [1]:
SId = 4A∆I
2
d
τ
1+ω2τ2
, (10)
where τ = (1/τc + 1/τe)−1 is the effective time constant,
A = τ/(τc +τe) = ft(1− ft) is the space mark ratio ω = 2pi f
is the angular frequency and ft is the trap occupancy factor,
ft = 1/
{
1 + exp
[
(Et −E f )/kT
]}
with Et being the trap
energy and E f the Fermi level position.
The drain current RTS amplitude can be calculated assum-
ing that the trapping of an elementary charge q in the chan-
nel changes the local conductivity [12, 23–25]. It is easy to
Fig. 5. Typical time-domain plot of the drain current for RTS
noise (a) and corresponding amplitude histogram (b).
show that, to a first order approximation, the relative drain
current RTS amplitude is given by [25, 27]:
∆Id
Id
=
gm
Id
q
WLCox
(
1−
xt
tox
)
, (11)
where xt is the distance of the trap to the Si-SiO2 interface
and tox is the gate oxide thickness.
This expression, which applies to the ohmic and nonlinear
regions, shows that the RTS amplitude should vary with
drain and gate voltages as the transconductance to drain
current ratio. It is also worth noticing that it represents the
amplitude version of Eq. (2a) for α = 0.
Figure 6 displays typical variations of the relative drain
current RTS amplitude with gate and drain voltages as
obtained on NMOSFETs, which illustrate the validity of
Eq. (11). This relation is rather well appropriate for the
strong inversion region. However, it does not explain quan-
titatively the huge sample-to-sample variations of the RTS
amplitude observed in weak inversion [27]. It has been
proposed that a proportionality factor depending on the trap
area could be introduced in Eq. (11) in order to extend its
range of application [27].
The capture and emission times are in general governed by
the Shockley-Read-Hall statistics [12]:
τc =
1
σnsvth
and τe =
1
σn1vth
, (12)
where vth is the thermal velocity, ns is the surface carrier
concentration, n1 is the surface carrier concentration when
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Fig. 6. Typical variations of the capture and emission times with
gate (a) and drain (b) voltages. The lines show the results from
the SRH model with appropriate parameters.
the Fermi level E f equals the trap energy Et , and σ is the
trap cross section including tunneling effect and activated
process [12, 20].
4. Low frequency noise in DTMOS
In this section, low frequency noise (LFN) in n- and
p-channel dynamic-threshold MOSFET’s on unibond sub-
strate (SOI) is investigated. Two different types of tran-
sistors have been used: with and without current limiter.
The LFN in DTMOS is analyzed in ohmic and saturation
regimes. The impact of the use of a current limiter (clamp-
ing transistor) is shown. An explanation based on floating
body effect inducing excess noise is proposed.
Due to a high-leakage current when the body is strongly
forward biased, a small size current limiter is added be-
tween the gate and body in a DTMOS structure. Figure 7
shows the two device types. Note that the clamping tran-
sistor complicates the design but prevents the body poten-
tial (VBS) from exceeding 0.65 V and allows the opera-
tion at 1 V gate bias without high gate current. Figure 8
shows drain and gate static currents versus gate voltage for
0.25 µm N-DTMOS with and without a clamping transis-
tor. We can note the gate current limitation thanks to the
clamping transistor.
Fig. 7. Schematics of the two transistor types. DTMOS (a) with-
out a clamping transistor and (b) with a clamping transistor.
Fig. 8. Drain and gate currents, and gate transconductance versus
gate voltage at Vd = 50 mV for 0.25 µm DTMOS with and without
current limiter.
In Fig. 9a the drain current power spectral density (SId ) in
the ohmic region (Vd = 50 mV) is plotted as a function of
frequency at various levels of drain current, for 0.25 µm
n-channel DTMOS without a clamping transistor. 1/ f spec-
tra are obtained for all drain-current levels. Similar results
have also been obtained in PMOS transistors.
If a clamping transistor is used with a DTMOS, however,
SId ( f ) shows Lorentzian spectra (Fig. 9b). These spectra
are strongly dependent on the gate voltage of the current
limiter (VGlim). The plateau level of the Lorentzian spec-
trum decreases and the corner frequency increases when
VGlim increases (Fig. 9b). This behavior is quite similar to
the noise overshoot (at high Vd) induced by the kink effect
in partially depleted SOI, which is due to the impact ioniza-
tion mechanism. In our case, Vd is too weak to induce the
impact-ionization current, however, the clamping transistor
current flows through the body inducing an excess noise
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following Lorentzian spectra. When VGlim is between zero
and 1 V, the body potential is fixed by the clamping tran-
sistor current and, consequently, this current increases the
body potential inducing a direct biasing of the source-body
junction and a kink-excess-like noise is obtained, even at
low drain voltage. At VGlim = 1 V, the clamping transistor
is on, therefore, the body is directly connected to the gate.
In this case, a quasi 1/ f behavior is obtained (Fig. 9b).
Fig. 9. Drain current power spectral density versus frequency
in ohmic region for 0.25 µm n-channel DTMOS without (a) and
with (b) current limiter.
Figure 10 shows the normalized drain current noise ver-
sus drain current for N- and PMOS transistors in BC and
DTMOS modes. A good correlation with (gm/Id)2 for
n- and p-channel is obtained. It confirms, therefore, that
the noise source in these devices is due to the carrier
number fluctuations. Moreover, for all devices, the same
drain-current noise is obtained, at least in weak inversion.
Fig. 10. Normalized drain current power spectral density SId /Id
2
at Vd = 50 mV and two channel lengths for (a) NMOS and
(b) PMOS SOI devices. Full symbols for body-contacted and
open symbols for DTMOS.
Some difference in strong inversion can be observed
(1 µm p-channel BTMOSFET), which is attributed to the
correlated mobility fluctuations.
5. Gate induced floating body effects
Low frequency excess noise associated to gate induced
floating body effect is reported in partially depleted SOI
MOSFETs with ultra-thin gate oxide. This is investigated
with respect to floating body devices biased in linear
regime. Due to a body charging from the gate, a Lorentzian-
like noise component is superimposed on the conventional
1/ f noise spectrum. This excess noise exhibits the same be-
haviour as the kink-related excess noise previously observed
in partially depleted devices in the saturation regime.
Indeed, scaling metal-oxide-semiconductor devices to very-
deep submicron dimensions has resulted in an aggressive
shrinking of the gate oxide thickness. In this ultra-thin
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gate oxide range, direct tunneling from the gate clearly ap-
pears, and increases exponentially with decreasing oxide
thickness. Taking into consideration the case of floating
body PD SOI MOSFETs with a 2 nm front gate oxide, the
gate-to-body tunneling component becomes large enough
to charge the body of the devices, resulting in gate induced
floating body effects (GIFBE) observed even in the linear
regime.
Fig. 11. (a) Id and gm transfer characteristics of a W/L =
10/0.12 µm PD NMOSFET at low drain voltage (Vd = 10
to 50 mV), and (b) drain current power spectral density of
a W/L = 10/1 µm PD NMOSFET with Vd = 50 mV. The two
different frequencies are 10 Hz and 80 Hz.
Figure 11a illustrates the drain current and transconduc-
tance measured in the linear regime for Vd = 10 up to
50 mV for a W/L = 10/0.12 µm PD NMOSFET. A sud-
den increase of the drain current is noticeable close to
Vg = 1.1−1.2 V regardless of the drain bias. This results
in an unforeseen second hump in the transconductance char-
acteristics, the value of which exceeds that of the normal
peak. The same feature is observed in PMOSFETs. Then,
we considered the drain current power spectral density ver-
sus the applied front-gate bias for two different frequencies
( f = 10 and 80 Hz). The results are plotted in Fig. 11b
for a W/L = 10/1 µm FB-PD SOI MOSFET biased with
a drain voltage Vd = 50 mV. The level of noise overshoot
attributed to the GIFBE is almost two decades for this de-
vice. The shift of the noise peak towards higher gate biases
with increasing measurement frequency is clearly shown
in Fig. 10b.
6. Summary and conclusion
A brief review of recent results concerning the low fre-
quency noise in modern CMOS devices has been given.
The approaches such as the carrier number and the Hooge
mobility fluctuations used for the analysis of the noise
sources have be presented and illustrated through experi-
mental data taken on advanced CMOS generations. The
use of low frequency noise measurements as a character-
ization tool for large area MOS devices has also be dis-
cussed. Moreover, the main physical parameters character-
izing the RTS’s in small-area MOS transistors have been
reviewed. An overview of the low frequency noise in both
partially and fully depleted SOI CMOS technologies has
been given. An enhancement of the overall noise level is
noticeable when reducing the channel length. As regards
partially depleted devices, the kink-related excess noise
magnitude is reduced with the channel length, especially
in terms of Lorentzian-like spectra and corner frequency
evolution. The LFN in DTMOS was studied in ohmic and
saturation regimes and the impact of the use of a current
limiter was thoroughly analyzed. Finally, the impact of the
oxide thickness thinning on the noise was also shown.
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